Wayne Luk
Wayne Luk
Professor of Computer Engineering, Imperial College London
Verified email at
Cited by
Cited by
Reconfigurable computing: architectures and design methods
TJ Todman, GA Constantinides, SJE Wilton, O Mencer, W Luk, ...
IEE Proceedings-Computers and Digital Techniques 152 (2), 193-207, 2005
FP-BNN: Binarized neural network on FPGA
S Liang, S Yin, L Liu, W Luk, S Wei
Neurocomputing 275, 1072-1086, 2018
Gaussian random number generators
DB Thomas, W Luk, PHW Leong, JD Villasenor
ACM Computing Surveys (CSUR) 39 (4), 11-es, 2007
Compiling Occam into field-programmable gate arrays
I Page, W Luk
FPGAs, Oxford Workshop on Field Programmable Logic and Applications 15, 271-283, 1991
Accuracy-guaranteed bit-width optimization
DU Lee, AA Gaffar, RCC Cheung, O Mencer, W Luk, GA Constantinides
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2006
A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation
DB Thomas, L Howes, W Luk
Proceedings of the ACM/SIGDA international symposium on Field programmable …, 2009
Pipeline vectorization
M Weinhardt, W Luk
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2001
Probiotics in animal nutrition
YS Bajagai, AV Klieve, PJ Dart, WL Bryden
FAO;, 2016
Axel: A heterogeneous cluster with FPGAs and GPUs
KH Tsoi, W Luk
Proceedings of the 18th annual ACM/SIGDA international symposium on Field …, 2010
A hardware Gaussian noise generator using the Box-Muller method and its error analysis
DU Lee, JD Villasenor, W Luk, PHW Leong
IEEE transactions on computers 55 (6), 659-671, 2006
Deep neural network approximation for custom hardware: Where we've been, where we're going
E Wang, JJ Davis, R Zhao, HC Ng, X Niu, W Luk, PYK Cheung, ...
ACM Computing Surveys (CSUR) 52 (2), 1-39, 2019
Comparing three heuristic search methods for functional partitioning in hardware–software codesign
T Wiangtong, PYK Cheung, W Luk
Design Automation for Embedded Systems 6, 425-449, 2002
Wordlength optimization for linear digital signal processing
GA Constantinides, PYK Cheung, W Luk
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2003
Maximum performance computing with dataflow engines
O Pell, O Mencer, KH Tsoi, W Luk
High-performance computing using FPGAs, 747-774, 2013
Pipeline vectorization for reconfigurable systems
M Weinhardt, W Luk
Seventh Annual IEEE Symposium on Field-Programmable Custom Computing …, 1999
Compilation tools for run-time reconfigurable designs
W Luk, N Shirazi, PYK Cheung
Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom …, 1997
Dynamic voltage scaling for commercial FPGAs
CT Chow, LSM Tsui, PHW Leong, W Luk, SJE Wilton
Proceedings. 2005 IEEE International Conference on Field-Programmable …, 2005
Unifying bit-width optimisation for fixed-point and floating-point designs
AA Gaffar, O Mencer, W Luk
12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines …, 2004
F-CNN: An FPGA-based framework for training convolutional neural networks
W Zhao, H Fu, W Luk, T Yu, S Wang, B Feng, Y Ma, G Yang
2016 IEEE 27Th international conference on application-specific systems …, 2016
Performance comparison of graphics processors to reconfigurable logic: A case study
B Cope, PYK Cheung, W Luk, L Howes
IEEE Transactions on computers 59 (4), 433-448, 2010
The system can't perform the operation now. Try again later.
Articles 1–20